Design & implementation (VLSI) of an all digital phase locked loop (ADPLL) /
Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Elektronik)) - Universiti Teknologi Malaysia, 2005
Main Author: | 226132 Chrishanton Vethanayagam |
---|---|
Format: | |
Language: | eng |
Published: |
Skudai : Universiti Teknologi Malaysia,
2005
|
Subjects: |
Similar Items
-
Design & implementation (FPGA) of an all digital phase locked loop (ADPLL) /
by: 226038 Krishnan Koma Dhoray
Published: (2005) -
VLSI implementation of analog phase detector in phase-locked loop /
by: 352558 Nooraini Naim
Published: (2006) - Phase lock loop
-
Phase-locked loops
Published: (1979) -
Phase-locked loops/
by: Lindsey, William C., et al.
Published: (1986)