Implementation of space vector modulation (SVM) signal generator for a 3 phase inverter employing ALTER FPGA /
Project Paper (Sarjana Muda Kejuruteraan (Elektrik)) - Universiti Teknologi Malaysia, 2006
| Main Author: | |
|---|---|
| Format: | |
| Language: | eng |
| Published: |
Skudai : Universiti Teknologi Malaysia,
2006
|
| Subjects: |