Skip to content
VuFind
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文(繁體)
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
Sámegiella
Монгол
Language
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Test program generation of sim...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
Test program generation of simple 16-bit reduced instruction set computer (RISC) microprocessor /
Project Paper (Sarjana Muda Kejuruteraan (Komputer)) - Universiti Teknologi Malaysia, 2010
Bibliographic Details
Main Authors:
521700 Mohd. Syafiq Suhairi
,
Ooi Chia Yee, supervisor
,
Fakulti Kejuruteraan Elektrik
Format:
Language:
eng
Published:
2010
Subjects:
RISC microprocessors
Holdings
Description
Similar Items
Staff View
Similar Items
Testing of reduced instruction set computer (RISC) microprocessor /
by: 515533 R.Logesh Raj Rajumanikam, et al.
Published: (2009)
16-bit RISC CPU design of single board computer (UTMSBC) /
by: 263466 Sherrin Noi, et al.
Published: (2008)
Design of the 16 - bit pipeline risc processor in FPGA /
by: 226231 Loo, Ai Choo, et al.
Published: (2005)
Development of single board computer based on 32-bit 5-stage pipeline RISC processor /
by: Koay Boon Wooi, 1983-, et al.
Published: (2009)
Development of single board computer based on 32-bit 5-stage pipeline RISC processor [electronic resource /
by: Koay Boon Wooi, 1983-, et al.
Published: (2009)