The effect of stainless steel substrate temperature of silicon interlayer coating using PVD method [electronic resource] /
Project Paper (Sarjana Muda Kejuruteran (Mekanikal - Bahan)) - Universiti Teknologi Malaysia, 2012
Main Authors: | , , |
---|---|
Format: | |
Language: | eng |
Published: |
2012
|
Subjects: |