Digital System Design With SystemVerilog /
To design state-of-the-art digital hardware, engineers first specify functionality in a high-level Hardware Description Language (HDL) and todays most powerful, useful HDL is SystemVerilog, now an IEEE standard.Digital System Design with SystemVerilogis the first comprehensive introduction to both S...
| Main Author: | |
|---|---|
| Format: | |
| Language: | eng |
| Published: |
Upper Saddle River, NJ : Addison-Wesley,
2010
|
| Subjects: |