Process parameter optimization of a 30nm junction-less nanowire transistor for low leakage current /
| Main Authors: | , , |
|---|---|
| Format: | |
| Language: | eng |
| Published: |
Johor Bahru, Johor : Universiti Teknologi Malaysia,
2019
|
| Subjects: |