Architecture-level power-time-area estimators for IEEE 1149.1 structure in testing interconnet resources network-on-chip /
Main Authors: | , , |
---|---|
Format: | text |
Language: | eng |
Published: |
Johor Bahru, Johor : Universiti Teknologi Malaysia
2018
|