Skip to content
VuFind
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文（繁體）
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
Sámegiella
Монгол
Language
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Method to reduce the sign bit...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
Method to reduce the sign bit extension in a multiplier that uses the modified booth algorithm /
12
Bibliographic Details
Main Author:
303523 Roorda, M.
Format:
Subjects:
Algorithms
Holdings
Description
Similar Items
Staff View
Similar Items
16 bits x 16 bits booth multiplier using VHDL
by: Muhammad Syafiq, Norashid
Published: (2008)
High speed multiplier IC design based on booth algorithm
by: Chang, Shuming
Published: (2023)
A new redundant binary Booth encoding for fast 2^n-bit multiplier design
by: He, Yajuan, et al.
Published: (2010)
FPGA implementation of a booth parallel multiplier /
by: 455750 Choot, Teck Boon
Published: (2001)
Design and analysis of redundant binary booth multipliers
by: He, Ya Juan
Published: (2010)