VLSI architectures for dynamic time warping using systolic arrays /

Ejemplares similares

• Implementation of full systolic-array architecture on FPGA for image filtering application /
  por: Tew, Yan Fen, 1991-, et al.
  Publicado: (2015)
• A systolic array for convolution /
  por: 348222 Harun Ismail, et al.
• Implementation of full systolic-array architecture on FPGA for image filtering application [electronic resource] /
  por: Tew, Yan Fen, 1991-, et al.
  Publicado: (2015)
• A New Systolic Array Algorithm and Architecture for the VLSI Implementation of IDST Based on a Pseudo-Band Correlation Structure
  por: CHIPER, D. F., et al.
  Publicado: (2017-02-01)
• A VLSI computing structure array processor /
  por: Loh, Sun Meng, author, et al.
  Publicado: (1993)