The charge trapping/emission processes in silicon nanocrystalline nonvolatile memory assisted by electric field and elevated temperatures
In this work, the influence of elevated temperatures on charge trapping in Si nanoclusters located in oxide layer of MOS structure has been comprehensively studied. The samples with one layer of nanocrystals in the oxide have been studied using the modular data acquisition setup for capacitance-volt...
Main Author: | V.A. Ievtukh |
---|---|
Format: | Article |
Language: | English |
Published: |
National Academy of Sciences of Ukraine. Institute of Semi conductor physics.
2016-04-01
|
Series: | Semiconductor Physics, Quantum Electronics & Optoelectronics |
Subjects: | |
Online Access: | http://journal-spqeo.org.ua/n1_2016/P116-123abstr.html |
Similar Items
-
Nanocrystalline Ge Flash Memories: Electrical Characterization and Trap Engineering
by: Kan, Eric Win Hong, et al.
Published: (2004) -
A triple-level cell charge trap flash memory device with CVD-grown MoS2
by: Minkyung Kim, et al.
Published: (2022-07-01) -
Nonvolatile Organic Floating-Gate Memory Using N2200 as Charge-Trapping Layer
by: Wenting Zhang, et al.
Published: (2025-02-01) -
Integration of fluorographene trapping medium in MoS₂-based nonvolatile memory device
by: Chang, Kai Ping, et al.
Published: (2021) -
Solution-processed zirconium acetylacetonate charge-trap layer for multi-bit nonvolatile thin-film memory transistors
by: Song Lee, et al.
Published: (2023-12-01)