Performance optimization of high-K pocket hetero-dielectric TFET using improved geometry design
This study explores the optimization of a hetero-dielectric tunnel field-effect transistor (HDTFET) structure to improve device performance. By incorporating a high-k oxide pocket in a portion of the source-side gate insulator, a local minimum in the conduction band edge is induced at the source-cha...
Main Authors: | Abdelrahman Elshamy, Ahmed Shaker, Yasmine Elogail, Marwa S. Salem, Mona El Sabbagh |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2024-03-01
|
Series: | Alexandria Engineering Journal |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S1110016824001169 |
Similar Items
-
Enhancing subthreshold slope and ON-current in a simple iTFET with overlapping gate on source-contact, drain Schottky contact, and intrinsic SiGe-pocket
by: Jyi-Tsong Lin, et al.
Published: (2023-09-01) -
A Novel Vertical Si TFET With Dual Doping-Less Tunneling Junction: A Simulation Study Including Trap-Related Non-Idealities
by: Iman Chahardah Cherik, et al.
Published: (2023-01-01) -
Improvement of Tunnel Field Effect Transistor Performance Using Auxiliary Gate and Retrograde Doping in the Channel
by: M. Karbalaei, et al.
Published: (2018-12-01) -
Rigorous Study on Hump Phenomena in Surrounding Channel Nanowire (SCNW) Tunnel Field-Effect Transistor (TFET)
by: Seung-Hyun Lee, et al.
Published: (2020-05-01) -
A new line tunneling SiGe/Si iTFET with control gate for leakage suppression and subthreshold swing improvement
by: Jyi-Tsong Lin, et al.
Published: (2023-07-01)