Engineering MoSe2/MoS2 heterojunction traps in 2D transistors for multilevel memory, multiscale display, and synaptic functions
Abstract We study a low voltage short pulse operating multilevel memory based on van der Waals heterostack (HS) n-MoSe2/n-MoS2 channel field-effect transistors (FETs). Our HS memory FET exploited the gate voltage (VGS)-induced trapping/de-trapping phenomena for Program/Erase functioning, which was m...
Main Authors: | Yeonsu Jeong, Han Joo Lee, Junkyu Park, Sol Lee, Hye-Jin Jin, Sam Park, Hyunmin Cho, Sungjae Hong, Taewook Kim, Kwanpyo Kim, Shinhyun Choi, Seongil Im |
---|---|
Format: | Article |
Language: | English |
Published: |
Nature Portfolio
2022-03-01
|
Series: | npj 2D Materials and Applications |
Online Access: | https://doi.org/10.1038/s41699-022-00295-8 |
Similar Items
-
Determining the Electronic Structure and Thermoelectric Properties of MoS2/MoSe2 Type‐I Heterojunction by DFT and the Landauer Approach
by: Oscar A. López‐Galán, et al.
Published: (2023-04-01) -
Phase-controlled synthesis for 1T' phase MoS2 and MoSe2 crystals
by: Nam, Gwang-hyeon
Published: (2018) -
Photoluminescence emission and Raman response of monolayer MoS2, MoSe2, and WSe2
by: Zahn, Dietrich R. T., et al.
Published: (2013) -
High phase-purity 1T'-MoS2- and 1T'-MoSe2-layered crystals
by: Yu, Yifu, et al.
Published: (2020) -
Lateral heterostructures of WS2 and MoS2 monolayers for photo-synaptic transistor
by: Jaeseo Park, et al.
Published: (2024-03-01)