P-Channel and N-Channel Super-Steep Subthreshold Slope PN-Body Tied SOI-FET for Ultralow Power CMOS
In this paper, n-channel and p-channel super-steep subthreshold slope (SS) PN-body tied (PNBT) silicon on insulator field-effect transistors (SOI-FETs) are demonstrated. The PNBT structure has a symmetrical source and drain structure. The devices show super-steep SS (< 1 mV/dec) character...
Main Authors: | Takayuki Mori, Jiro Ida |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2018-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8493139/ |
Similar Items
-
Diode Characteristics of a Super-Steep Subthreshold Slope PN-Body Tied SOI-FET for Energy Harvesting Applications
by: Takayuki Mori, et al.
Published: (2018-01-01) -
A model of partially-depleted SOI MOSFETs in the subthreshold range
by: Andrzej Jakubowski
Published: (2001-03-01) -
On Temperature Dependency of Steep Subthreshold Slope in Dual-Independent-Gate FinFET
by: Jian Zhang, et al.
Published: (2015-01-01) -
On Device Architectures, Subthreshold Swing, and Power Consumption of the Piezoelectric Field-Effect Transistor (<inline-formula> <tex-math notation="LaTeX">${\pi }$ </tex-math></inline-formula>-FET)
by: Raymond J. E. Hueting, et al.
Published: (2015-01-01) -
Subthreshold Swing in Silicon Gate-All-Around Nanowire and Fully Depleted SOI MOSFETs at Cryogenic Temperature
by: Shohei Sekiguchi, et al.
Published: (2021-01-01)