Compact Analog Chaotic Map Designs Using SOI Four-Gate Transistors

Compact Analog Chaotic Map Designs Using SOI Four-Gate Transistors

This work introduces three novel chaotic map circuits. Two of the map circuits use two <inline-formula> <tex-math notation="LaTeX">$p$ </tex-math></inline-formula>-channel and one <inline-formula> <tex-math notation="LaTeX">$n$ </tex-math>...

Full description

Bibliographic Details
Main Authors: Maisha Sadia, Partha Sarathi Paul, Md. Sakib Hasan
Format: Article
Language:English
Published: IEEE 2023-01-01
Series:IEEE Access
Subjects:
Chaos
chaotic oscillator
discrete chaotic map
G4FET
hardware security
nonlinear dynamics
Online Access:https://ieeexplore.ieee.org/document/10167651/

Internet

https://ieeexplore.ieee.org/document/10167651/

Similar Items