A 12-Bit 2 GS/s Single-Channel High Linearity Pipelined ADC in 40 nm CMOS

Similar Items

• A 12-Bit 1-GS/s Pipelined ADC with a Novel Timing Strategy in 40-nm CMOS Process
  by: Fangyuan Xu, et al.
  Published: (2023-02-01)
• A 4-bit 36 GS/s ADC with 18 GHz Analog Bandwidth in 40 nm CMOS Process
  by: Hanbo Jia, et al.
  Published: (2020-10-01)
• A 12-bit 1.1GS/s Pipelined-SAR ADC With Adaptive Inter-Stage Redundancy in 28 nm CMOS
  by: Xianshan Wen, et al.
  Published: (2024-01-01)
• A 56 GS/s 8 Bit Time-Interleaved ADC in 28 nm CMOS
  by: Jian Luan, et al.
  Published: (2022-02-01)
• A 2.5-GS/s Four-Way-Interleaved Ringamp-Based Pipelined-SAR ADC with Digital Background Calibration in 28-nm CMOS
  by: Jingchao Lan, et al.
  Published: (2021-12-01)