Influence of parasitic coupling on current sharing in paralleled SiC MOSFET devices
Abstract This paper comprehensively investigates the current distribution behaviours of paralleled SiC MOSFET devices under the parasitic coupling between gate and power loops. Three types of connection that are commonly adopted in actual applications, comprising common source connection (CSC), Kelv...
Main Authors: | Haoran Zhang, Junji Ke, Jiaoyang Peng, Peng Sun, Zhibin Zhao |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2022-08-01
|
Series: | IET Power Electronics |
Online Access: | https://doi.org/10.1049/pel2.12292 |
Similar Items
-
A passive compensator for imbalances in current sharing of parallel‐siC MOSFETs based on planar transformer
by: Mahdi Delzendeh Sarfejo, et al.
Published: (2021-11-01) -
Impedance and parasitic capacitance analysis of SiC MOSFETs
by: Tan, Wei Jie
Published: (2020) -
Radiation study on the parallel topology of SiC MOSFET and Si IGBT inverter
by: Yuxing Dai, et al.
Published: (2023-10-01) -
SiC-MOSFET three phase unbalance compensation device with interleaved parallel structure
by: Xiao Guo, et al.
Published: (2022-11-01) -
Influence of driving and parasitic parameters on the switching behaviors of the SiC MOSFET
by: Shangzhou Zhang, et al.
Published: (2023-01-01)