Performance analysis of Ternary Adder and Ternary Multiplier without using Encoders and Decoders

Performance analysis of Ternary Adder and Ternary Multiplier without using Encoders and Decoders

This work presents comparison of ternary combinational digital circuits that reduce energy consumption in low-power VLSI (Very Large Scale Integration) design. CNTFET and GNRFET-based ternary half adder (THA) and multiplier (TMUL) circuits has been designed using ternary unary operator circuits at 3...

Full description

Bibliographic Details
Main Authors:	C. Venkataiah, Y. Mallikarjuna Rao, Jayamma Manjula, M.K. Linga Murthy, M. Mahesh Kumar, Alzubaidi Laith H., Pandey Akhilesh
Format:	Article
Language:	English
Published:	EDP Sciences 2023-01-01
Series:	E3S Web of Conferences
Subjects:	carbon nano-tube field effect transistors (cntfet),graphene nano-ribbon field effect transistors(gnrfet) ternary logic circuits unary operators
Online Access:	https://www.e3s-conferences.org/articles/e3sconf/pdf/2023/28/e3sconf_icmed-icmpc2023_01220.pdf

Similar Items

Performance analysis of 4-bit ternary adder and multiplier using CNTFET for high speed arithmetic circuits
by: C. Venkataiah, et al.
Published: (2023-01-01)

Novel Ternary Adder and Multiplier Designs Without Using Decoders or Encoders
by: Jihad Mohamed Aljaam, et al.
Published: (2021-01-01)

Performance evaluation of SRAM design using different field effect transistors
by: C. Venkataiah, et al.
Published: (2023-01-01)

Designing a Novel high-speed ternary-logic multiplier using GNRFET Technology
by: Zahra Rohani, et al.
Published: (2023-01-01)

High-speed and power-efficient ternary logic designs using GNR transistors
by: Kuruva Mahesh, et al.
Published: (2024-03-01)

Comprehensive survey of ternary full adders: Statistics, corrections, and assessments
by: Sarina Nemati, et al.
Published: (2023-05-01)

CNTFET-Based Ternary Multiply-and-Accumulate Unit
by: Amr Mohammaden, et al.
Published: (2022-04-01)

DNA sequencing via Z-shaped graphene nano ribbon field effect transistor decorated with nanoparticles using first-principle transport simulations
by: Asma Wasfi, et al.
Published: (2020-01-01)

CNFET-based design ternary logic design and arithmetic circuit simulation using HSPICE [electronic resource] /
by: Ee, Poey Guan, 1981-, author
Published: (2015)

High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits
by: Ramzi A. Jaber, et al.
Published: (2019-01-01)

Design of ternary full-adder and full-subtractor using pseudo NCNTFETs
by: SV RatanKumar, et al.
Published: (2023-12-01)

Carbon Nanotube and Resistive Random Access Memory Based Unbalanced Ternary Logic Gates and Basic Arithmetic Circuits
by: Furqan Zahoor, et al.
Published: (2020-01-01)

Ternary encoder and decoder designs in RRAM and CNTFET technologies
by: Shams Ul Haq, et al.
Published: (2024-03-01)

Carbon Nanotube Field Effect Transistor (CNTFET) and Resistive Random Access Memory (RRAM) Based Ternary Combinational Logic Circuits
by: Furqan Zahoor, et al.
Published: (2021-01-01)

CNFET-based design ternary logic design and arithmetic circuit simulation using HSPICE /
by: Ee, Poey Guan, 1981-, author, et al.
Published: (2015)

Ternary Arithmetic Logic Unit Design Utilizing Carbon Nanotube Field Effect Transistor (CNTFET) and Resistive Random Access Memory (RRAM)
by: Furqan Zahoor, et al.
Published: (2021-10-01)

FET modeling for circuit simulation/
by: 246673 Divekar, Dileep
Published: (1988)

Small-signal field-effect transistors
by: Philips Semiconductors
Published: (1993)

Low power area efficient self-gated flip flop: Design, implementation and analysis in emerging devices
by: Owais Ahmad Shah, et al.
Published: (2022-11-01)

Dielectrophoresis-Based Positioning of Carbon Nanotubes for Wafer-Scale Fabrication of Carbon Nanotube Devices
by: Joevonte Kimbrough, et al.
Published: (2020-12-01)

The modeling and simulation of ballistic nano-scaled MOSFET [electronic resource] /
by: 396329 Tee, Kok Peng
Published: (2006)

Impact of device parameter variation on the performance of n-type junctionless nanowire transistor with high-k dielectrics /
by: Mohammed Adamu Sule, 1984-, author, et al.
Published: (2019)

Impact of device parameter variation on the performance of n-type junctionless nanowire transistor with high-k dielectrics /
by: Mohammed Adamu Sule, 1984-, author, et al.
Published: (2019)

The modeling and simulation of ballistic nano-scaled MOSFET /
by: 396329 Tee, Kok Peng
Published: (2006)

Design of Ternary Logic and Arithmetic Circuits Using GNRFET
by: Zarin Tasnim Sandhie, et al.
Published: (2020-01-01)

A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells
by: Arezoo Dabaghi Zarandi, et al.
Published: (2020-01-01)

CNTFET-based digital arithmetic circuit designs in ternary logic with improved performance
by: Namineni Gireesh, et al.
Published: (2024-03-01)

Ternary Functions Design Using Memristive Threshold Logic
by: Nancy Soliman, et al.
Published: (2019-01-01)

Mosfet in circuit design : metal-oxide semiconductor field effect transistor for discrete and integrated-circuit technology/
by: 185408 Crawford, Robert H.
Published: (1967)

Handbook of electronic components and circuits/
by: 361412 Lenk, John D.
Published: (1974)

Junction field-effect transistors/
by: 357702 Todd, Carl David
Published: (1968)

Field-effect electronics /
by: 318206 Gosling, William, et al.
Published: (1971)

FET : principles, experiments and projects/
by: 395870 Noll, Edward M
Published: (1975)

FET circuits/
by: 275027 Turner, Rufus P.
Published: (1977)

Simulation of 0.18 micron mosfet and its characterization [compact disc]
by: 398154 Syafeeza Ahmad Radzi
Published: (2005)

Simulation of 0.18 micron MOSFET and its characterization /
by: 398154 Syafeeza Ahmad Radzi
Published: (2005)

Precise Deposition of Carbon Nanotube Bundles by Inkjet-Printing on a CMOS-Compatible Platform
by: Rohitkumar Shailendra Singh, et al.
Published: (2022-07-01)

Field-effect and bipolar power transistor physics/
by: 344486 Blicher, Adolph
Published: (1981)

Quantized Neural Network via Synaptic Segregation Based on Ternary Charge‐Trap Transistors
by: Yongmin Baek, et al.
Published: (2023-11-01)

Modeling of Graphene Nanoscroll Field Effect Transistor (GNSFET) and its device characteristic at different chirality /
by: Muhamad Asrol Mustafah, 1990-, author, et al.
Published: (2013)