Surface-Potential-Based Drain Current Model of Gate-All-Around Tunneling FETs

A closed-form, analytical, and unified model for the surface potential from source to drain in nanowire (NW) gate-all-around (GAA) tunneling field effect transistors (TFETs) is proposed and validated. Foremost, the correctness of the dual modulation effect in GAA-TFETs is demonstrated. Building on t...

Full description

Bibliographic Details
Main Authors: Zhanhang Chen, Haoliang Shan, Ziyi Ding, Xia Wu, Xiaolin Cen, Xiaoyu Ma, Wanling Deng, Junkai Huang
Format: Article
Language:English
Published: IEEE 2024-01-01
Series:IEEE Journal of the Electron Devices Society
Subjects:
Online Access:https://ieeexplore.ieee.org/document/10713252/