Power Optimization For Multi-Core Memory Controller Using Intelligent Clock Gating Technique
The demand for low-power digital systems is increasing daily, especially for the multi-core design on SoC. Different IP cores of the existing multi-core memory controller need to communicate to achieve specific tasks on the same die. The system clock toggles each synchronous part of the multi-core m...
Prif Awduron: | NOAMI Ahmed, KUMAR PRADEEP Boya, SEKHAR PAIDIMARRY Chandra |
---|---|
Fformat: | Erthygl |
Iaith: | English |
Cyhoeddwyd: |
Editura Universităţii din Oradea
2022-10-01
|
Cyfres: | Journal of Electrical and Electronics Engineering |
Pynciau: | |
Mynediad Ar-lein: | http://electroinf.uoradea.ro/images/articles/CERCETARE/Reviste/JEEE/JEEE_V15_N2_OCT_2022/NOAMI_JEEE.pdf |
Eitemau Tebyg
-
Clock at the Core of Cancer Development
gan: Sonal A. Patel, et al.
Cyhoeddwyd: (2021-02-01) -
A power-efficient pipeline based clock gating FIFO for a dual ported memory array
gan: S. Dhanasekar, et al.
Cyhoeddwyd: (2023-04-01) -
Implementation of Clock Gating for Power Optimizing in Synchronous Design
gan: Hussein Shakor Mogheer, et al.
Cyhoeddwyd: (2018-09-01) -
PPARG stimulation restored lung mRNA expression of core clock, inflammation‐ and metabolism‐related genes disrupted by reversed feeding in male mice
gan: Oksana Shlykova, et al.
Cyhoeddwyd: (2023-09-01) -
A design of the universal color-space converter IP-cores based on field - programmalle gate array
gan: Van Nghia Tran
Cyhoeddwyd: (2017-03-01)