A New VLSI Architecture for High-Performance Parallel Turbo Decoder
Recent wireless communications demand maximum achievable data rates without intervention. The channel decoder in the physical layer would support such high data rates with a flexible hardware structure. The turbo channel decoder offers flexible hardware architecture and reliable decoding, but the t...
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IIUM Press, International Islamic University Malaysia
2022-07-01
|
| Series: | International Islamic University Malaysia Engineering Journal |
| Subjects: | |
| Online Access: | https://journals.iium.edu.my/ejournal/index.php/iiumej/article/view/2272 |
| _version_ | 1828473462990045184 |
|---|---|
| author | sujatha elukuru SUBHAS CHENNAPALLI GIRIPRASAD MAHENDRA NANJAPPA |
| author_facet | sujatha elukuru SUBHAS CHENNAPALLI GIRIPRASAD MAHENDRA NANJAPPA |
| author_sort | sujatha elukuru |
| collection | DOAJ |
| description |
Recent wireless communications demand maximum achievable data rates without intervention. The channel decoder in the physical layer would support such high data rates with a flexible hardware structure. The turbo channel decoder offers flexible hardware architecture and reliable decoding, but the turbo decoder design is complex and its hardware architecture consumes more power and area in a communication system. Hence, an optimized high-performance turbo decoder architecture with simplified QPP interleaver is needed for supporting various data rates. In this context, this article presents a new hardware architecture with a three-stage pipeline parallel turbo decoding process and each MAP decoder in the proposed parallel turbo decoder with a three-stage micro pipeline processing is presented. The proposed structure optimized the circuit complexity and improved the throughput through parallel pipeline decoding. Also, this article presents a simplified semi-recursive QPP interleaver, which avoids complex ‘mod‘ operations for a high-performance turbo decoder. The performance analysis has been done using Model sim, Xilinx Vivado design suite, and estimated performance analysis was observed on various 28 nm CMOS technology FPGAs and compared with the conventional designs. Analysis of the proposed design showed improvement in throughput up to 55.6% and a reduction in the power consumption up to 43% as compared to the recently reported architectures.
ABSTRAK: Komunikasi tanpa wayar terkini menuntut kadar data maksimum yang boleh dicapai tanpa intervensi. Penyahkod saluran dalam lapisan fizikal akan menyokong kadar data yang tinggi dengan struktur perkakasan fleksibel. Penyahkod saluran turbo menawarkan seni bina perkakasan fleksibel dan penyahkodan yang boleh dipercayai. Tetapi, penyahkod turbo merupakan blok yang kompleks, lebih berkuasa dan menggunakan kawasan yang luas dalam sistem komunikasi. Oleh itu, seni bina penyahkod turbo optimum berprestasi tinggi dengan antara lembar QPP yang mudah diperlukan bagi menyokong pelbagai kadar data. Dalam konteks ini, kajian ini merupakan seni bina perkakas baru dengan proses penyahkod turbo selari bersama salur paip tiga peringkat dan setiap penyahkod MAP yang dicadangkan dalam penyahkod turbo selari bersama proses saluran paip mikro tiga peringkat dibentangkan. Struktur yang dicadangkan dapat mengurangkan kerumitan litar dan meningkatkan daya pemprosesan melalui penyahkodan saluran paip selari. Selain itu, kajian ini merupakan antara lembar mudah QPP rekursif, yang dapat mengelakkan operasi 'mod' yang kompleks bagi penyahkod turbo berprestasi tinggi. Analisis prestasi telah dilakukan menggunakan sim Model, reka bentuk suit Xilinx Vivado, dan analisis prestasi anggaran telah diperhatikan pada pelbagai teknologi FPGA CMOS 28 nm dan dibandingkan dengan reka bentuk konvensional. Analisis reka bentuk yang dicadangkan menunjukkan peningkatan sepanjang 55.6% dan pengurangan penggunaan kuasa sehingga 43% berbanding seni bina laporan terkini.
|
| first_indexed | 2024-12-11T05:44:50Z |
| format | Article |
| id | doaj.art-33cf574da66d47c19d075d6b1c767485 |
| institution | Directory Open Access Journal |
| issn | 1511-788X 2289-7860 |
| language | English |
| last_indexed | 2024-12-11T05:44:50Z |
| publishDate | 2022-07-01 |
| publisher | IIUM Press, International Islamic University Malaysia |
| record_format | Article |
| series | International Islamic University Malaysia Engineering Journal |
| spelling | doaj.art-33cf574da66d47c19d075d6b1c7674852022-12-22T01:19:00ZengIIUM Press, International Islamic University MalaysiaInternational Islamic University Malaysia Engineering Journal1511-788X2289-78602022-07-0123210.31436/iiumej.v23i2.2272A New VLSI Architecture for High-Performance Parallel Turbo Decodersujatha elukuru0SUBHAS CHENNAPALLIGIRIPRASAD MAHENDRA NANJAPPASreeVidyanikethan Engineering College Recent wireless communications demand maximum achievable data rates without intervention. The channel decoder in the physical layer would support such high data rates with a flexible hardware structure. The turbo channel decoder offers flexible hardware architecture and reliable decoding, but the turbo decoder design is complex and its hardware architecture consumes more power and area in a communication system. Hence, an optimized high-performance turbo decoder architecture with simplified QPP interleaver is needed for supporting various data rates. In this context, this article presents a new hardware architecture with a three-stage pipeline parallel turbo decoding process and each MAP decoder in the proposed parallel turbo decoder with a three-stage micro pipeline processing is presented. The proposed structure optimized the circuit complexity and improved the throughput through parallel pipeline decoding. Also, this article presents a simplified semi-recursive QPP interleaver, which avoids complex ‘mod‘ operations for a high-performance turbo decoder. The performance analysis has been done using Model sim, Xilinx Vivado design suite, and estimated performance analysis was observed on various 28 nm CMOS technology FPGAs and compared with the conventional designs. Analysis of the proposed design showed improvement in throughput up to 55.6% and a reduction in the power consumption up to 43% as compared to the recently reported architectures. ABSTRAK: Komunikasi tanpa wayar terkini menuntut kadar data maksimum yang boleh dicapai tanpa intervensi. Penyahkod saluran dalam lapisan fizikal akan menyokong kadar data yang tinggi dengan struktur perkakasan fleksibel. Penyahkod saluran turbo menawarkan seni bina perkakasan fleksibel dan penyahkodan yang boleh dipercayai. Tetapi, penyahkod turbo merupakan blok yang kompleks, lebih berkuasa dan menggunakan kawasan yang luas dalam sistem komunikasi. Oleh itu, seni bina penyahkod turbo optimum berprestasi tinggi dengan antara lembar QPP yang mudah diperlukan bagi menyokong pelbagai kadar data. Dalam konteks ini, kajian ini merupakan seni bina perkakas baru dengan proses penyahkod turbo selari bersama salur paip tiga peringkat dan setiap penyahkod MAP yang dicadangkan dalam penyahkod turbo selari bersama proses saluran paip mikro tiga peringkat dibentangkan. Struktur yang dicadangkan dapat mengurangkan kerumitan litar dan meningkatkan daya pemprosesan melalui penyahkodan saluran paip selari. Selain itu, kajian ini merupakan antara lembar mudah QPP rekursif, yang dapat mengelakkan operasi 'mod' yang kompleks bagi penyahkod turbo berprestasi tinggi. Analisis prestasi telah dilakukan menggunakan sim Model, reka bentuk suit Xilinx Vivado, dan analisis prestasi anggaran telah diperhatikan pada pelbagai teknologi FPGA CMOS 28 nm dan dibandingkan dengan reka bentuk konvensional. Analisis reka bentuk yang dicadangkan menunjukkan peningkatan sepanjang 55.6% dan pengurangan penggunaan kuasa sehingga 43% berbanding seni bina laporan terkini. https://journals.iium.edu.my/ejournal/index.php/iiumej/article/view/2272Turbo decoderMAP decoderVLSIInterleaverFPGA |
| spellingShingle | sujatha elukuru SUBHAS CHENNAPALLI GIRIPRASAD MAHENDRA NANJAPPA A New VLSI Architecture for High-Performance Parallel Turbo Decoder International Islamic University Malaysia Engineering Journal Turbo decoder MAP decoder VLSI Interleaver FPGA |
| title | A New VLSI Architecture for High-Performance Parallel Turbo Decoder |
| title_full | A New VLSI Architecture for High-Performance Parallel Turbo Decoder |
| title_fullStr | A New VLSI Architecture for High-Performance Parallel Turbo Decoder |
| title_full_unstemmed | A New VLSI Architecture for High-Performance Parallel Turbo Decoder |
| title_short | A New VLSI Architecture for High-Performance Parallel Turbo Decoder |
| title_sort | new vlsi architecture for high performance parallel turbo decoder |
| topic | Turbo decoder MAP decoder VLSI Interleaver FPGA |
| url | https://journals.iium.edu.my/ejournal/index.php/iiumej/article/view/2272 |
| work_keys_str_mv | AT sujathaelukuru anewvlsiarchitectureforhighperformanceparallelturbodecoder AT subhaschennapalli anewvlsiarchitectureforhighperformanceparallelturbodecoder AT giriprasadmahendrananjappa anewvlsiarchitectureforhighperformanceparallelturbodecoder AT sujathaelukuru newvlsiarchitectureforhighperformanceparallelturbodecoder AT subhaschennapalli newvlsiarchitectureforhighperformanceparallelturbodecoder AT giriprasadmahendrananjappa newvlsiarchitectureforhighperformanceparallelturbodecoder |