CAMPuS: Concurrent Acceleration of Memory Access and Parallel Processing in Near-Memory SpMV Architecture
Sparse matrix-vector multiplication (SpMV) is one of the key computations in many deep-learning networks. However, the performance to compute SpMV is often limited by the DRAM bandwidth. To resolve such DRAM bandwidth issues, several studies have proposed DIMM-based near-memory processing (NMP) arch...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10807171/ |