A New Electron Bridge Channel 1T-DRAM Employing Underlap Region Charge Storage
We experimentally demonstrate a new type of silicon-based capacitorless one-transistor dynamic random access memory (1T-DRAM) with an electron-bridge channel. The fabrication steps are fully compatible with modern CMOS technology. An underlap device structure is exploited and positive charges are pr...
Main Authors: | Jyi-Tsong Lin, Wei-Han Lee, Po-Hsieh Lin, Steve W. Haga, Yun-Ru Chen, Abhinav Kranti |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2017-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/7762150/ |
Similar Items
-
Raised Body Doping-Less 1T-DRAM With Source/Drain Schottky Contact
by: Jyi-Tsong Lin, et al.
Published: (2019-01-01) -
A Novel Capacitorless 1T DRAM with Embedded Oxide Layer
by: Dongxue Zhao, et al.
Published: (2022-10-01) -
1T Capacitor-Less DRAM Cell Based on Asymmetric Tunnel FET Design
by: Arnab Biswas, et al.
Published: (2015-01-01) -
Circuit Optimization Method to Reduce Disturbances in Poly-Si 1T-DRAM
by: Yejin Ha, et al.
Published: (2021-10-01) -
Optimization Considerations for Short Channel Poly-Si 1T-DRAM
by: Songyi Yoo, et al.
Published: (2020-06-01)