Skip to content
VuFind
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
    • 日本語
    • Nederlands
    • Português
    • Português (Brasil)
    • 中文(简体)
    • 中文(繁體)
    • Türkçe
    • עברית
    • Gaeilge
    • Cymraeg
    • Ελληνικά
    • Català
    • Euskara
    • Русский
    • Čeština
    • Suomi
    • Svenska
    • polski
    • Dansk
    • slovenščina
    • اللغة العربية
    • বাংলা
    • Galego
    • Tiếng Việt
    • Hrvatski
    • हिंदी
    • Հայերէն
    • Українська
    • Sámegiella
    • Монгол
Advanced
  • Strain mapping and simulation...
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Permanent link
Strain mapping and simulation of transistor structures in a 22nm FDSOI technology

Strain mapping and simulation of transistor structures in a 22nm FDSOI technology

Bibliographic Details
Main Authors: Utess Dirk, Kleimaier Dominik Martin, Billan Etienne, Youssuf Tashfain, Zhao Zhixing, Nemec Thorgund, Meyer Moritz Andreas, Rinderknecht Jochen
Format: Article
Language:English
Published: EDP Sciences 2024-01-01
Series:BIO Web of Conferences
Subjects:
strain
fdsoi
transistor
simulation
ped
Online Access:https://www.bio-conferences.org/articles/bioconf/pdf/2024/48/bioconf_emc2024_24030.pdf
  • Holdings
  • Description
  • Similar Items
  • Staff View

Internet

https://www.bio-conferences.org/articles/bioconf/pdf/2024/48/bioconf_emc2024_24030.pdf

Similar Items

  • An Electron Waveguide Model for FDSOI Transistors
    by: Ulrich Wulf
    Published: (2022-04-01)
  • Simulation of Total Ionizing Dose (TID) Effects Mitigation Technique for 22 nm Fully-Depleted Silicon-on-Insulator (FDSOI) Transistor
    by: Gangping Yan, et al.
    Published: (2020-01-01)
  • Design of a Low-Power Delay-Locked Loop-Based 8× Frequency Multiplier in 22 nm FDSOI
    by: Naveed, et al.
    Published: (2023-12-01)
  • Characterization of 22 nm FDSOI nMOSFETs With Different Backplane Doping at Cryogenic Temperature
    by: Tiantian Xie, et al.
    Published: (2021-01-01)
  • Mechanism of Random Telegraph Noise in 22-nm FDSOI-Based MOSFET at Cryogenic Temperatures
    by: Yue Ma, et al.
    Published: (2022-12-01)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs