Silicon CMOS architecture for a spin-based quantum computer
Realisation of large-scale quantum computation requires both error correction capability and a large number of qubits. Here, the authors propose to use a CMOS-compatible architecture featuring a spin qubit surface code and individual qubit control via floating memory gate electrodes.
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Nature Portfolio
2017-12-01
|
| Series: | Nature Communications |
| Online Access: | https://doi.org/10.1038/s41467-017-01905-6 |