Study of HCI Reliability for PLDMOS
In this paper, we demonstrate electrical degradation due to hot carrier injection (HCI) stress for PLDMOS device. The lower gate current and the IDsat degradation at low gate voltage (VGS) and high drain voltage (VDS) is investigated. Hot Electrons, generated by impact ionization during stress, are...
Main Authors: | Deivasigamani Ravi, Sheu Gene, Aanand, Wei Lu Shao, Sarwar Imam Syed, Lai Chiu-Chung, Yang Shao-Ming |
---|---|
Format: | Article |
Language: | English |
Published: |
EDP Sciences
2018-01-01
|
Series: | MATEC Web of Conferences |
Online Access: | https://doi.org/10.1051/matecconf/201820102001 |
Similar Items
-
Analysis of Anti-JFET for 600V VDMOS and HCI Reliability
by: Yang Shao-Ming, et al.
Published: (2018-01-01) -
Gate Engineering in SOI LDMOS for Device Reliability
by: Aanand, et al.
Published: (2016-01-01) -
Study of impact of LATID on HCI reliability for LDMOS devices
by: Chandrashekhar, et al.
Published: (2016-01-01) -
Sensitivity Study of Polysilicon Nanowire Based on Scattering and Quantum Mechanics Models
by: Aanand, et al.
Published: (2018-01-01) -
120V Low Side LDMOS Device with Sided Isolation of 0.35μm CMOS Compatible Process
by: Deivasigamani Ravi, et al.
Published: (2018-01-01)