Efficient Synapse Memory Structure for Reconfigurable Digital Neuromorphic Hardware
Spiking Neural Networks (SNNs) have high potential to process information efficiently with binary spikes and time delay information. Recently, dedicated SNN hardware accelerators with on-chip synapse memory array are gaining interest in overcoming the limitations of running software-based SNN in con...
Main Authors: | Jinseok Kim, Jongeun Koo, Taesu Kim, Jae-Joon Kim |
---|---|
Format: | Article |
Language: | English |
Published: |
Frontiers Media S.A.
2018-11-01
|
Series: | Frontiers in Neuroscience |
Subjects: | |
Online Access: | https://www.frontiersin.org/article/10.3389/fnins.2018.00829/full |
Similar Items
-
Hardware Demonstration of SRDP Neuromorphic Computing with Online Unsupervised Learning Based on Memristor Synapses
by: Ruiyi Li, et al.
Published: (2022-03-01) -
A SPICE Model of Phase Change Memory for Neuromorphic Circuits
by: Xuhui Chen, et al.
Published: (2020-01-01) -
The Enhanced Performance of Neuromorphic Computing Hardware in an ITO/ZnO/HfO<sub>x</sub>/W Bilayer-Structured Memory Device
by: Minseo Noh, et al.
Published: (2023-10-01) -
Is Neuromorphic MNIST Neuromorphic? Analyzing the Discriminative Power of Neuromorphic Datasets in the Time Domain
by: Laxmi R. Iyer, et al.
Published: (2021-03-01) -
Binary Associative Memories as a Benchmark for Spiking Neuromorphic Hardware
by: Andreas Stöckel, et al.
Published: (2017-08-01)