A Secure JTAG Wrapper for SoC Testing and Debugging
IEEE Std. 1149.1, also known as the Joint Test Access Group (JTAG) standard, provides excellent controllability and observability for ICs and hence is widely used in IC testing, debugging, failure analysis, or even online chip control/monitoring. Unfortunately, it has also become a backdoor for atta...
Main Authors: | Kuen-Jong Lee, Zheng-Yao Lu, Shih-Chun Yeh |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9749066/ |
Similar Items
-
Design and implementation of high performance debugging system based on JTAG
by: Zhang Meijuan, et al.
Published: (2023-04-01) -
A novel method for on-chip debugging based on RISC-V processor
by: Gao Shan, et al.
Published: (2022-01-01) -
JTAG and Chip-Off Technologies in Computer Forensics
by: A. N. Yakovlev, et al.
Published: (2018-09-01) -
Aggressive Design Reuse for Ubiquitous Zero-Trust Edge Security—From Physical Design to Machine-Learning-Based Hardware Patching
by: Massimo Alioto
Published: (2023-01-01) -
Virtual GDB remote debugging technology and its application in emulator
by: Kan HUANG, et al.
Published: (2023-06-01)