High Speed Linear Pipeline Multiplier for Signed-Unsigned Number Operating at 20 GHz
In this paper we proposed an 8 × 8 synchronous pipeline multiplier for signed-unsigned number operating at 20 GHz. This multiplier is designed using three stage pipelined operation. During first stage of the pipelined operation all the 53 bits of the partial products are generated by the Multiplex...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
SAINTGITS College of Engineering
2015-12-01
|
| Series: | International Journal of Research and Innovations in Science and Technology |
| Subjects: | |
| Online Access: | http://journals.saintgits.org/paper-submission/uploads/article/V2%20I2%2003.pdf |