Hardware Implementation of Improved Banker’s Fixed-Point Rounding Algorithm

Hardware Implementation of Improved Banker’s Fixed-Point Rounding Algorithm

In recent years, FPGA-based convolutional neural networks (CNNs) accelerator has received tremendous research interest, especially in fields such as autonomous driving and robotics. For the purpose of accelerating convolution computations, Winograd fast convolution algorithm is frequently employed....

Full description

Bibliographic Details
Main Authors: Peng Yun, Wang Yubing, Zhang Yingxu, Liang Lei, Zhang Jun, Zhang Jianwei, Qin Li, Wang Lijun
Format: Article
Language:English
Published: IEEE 2025-01-01
Series:IEEE Access
Subjects:
Banker’s rounding
FPGA
fixed-point arithmetic
convolution
Online Access:https://ieeexplore.ieee.org/document/10892116/

Internet

https://ieeexplore.ieee.org/document/10892116/

Similar Items