Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique
Network-on-Chip (NoC) is fast emerging as an on-chip communication alternative for many-core System-on-Chips (SoCs). However, designing a high performance low latency NoC with low area overhead has remained a challenge. In this paper, we present a two-clock-cycle latency NoC microarchitecture. An ef...
| Հիմնական հեղինակներ: | , , |
|---|---|
| Ձևաչափ: | Հոդված |
| Լեզու: | English |
| Հրապարակվել է: |
Wiley
2015-01-01
|
| Շարք: | International Journal of Reconfigurable Computing |
| Առցանց հասանելիություն: | http://dx.doi.org/10.1155/2015/570836 |