Simulation Acceleration of Bit Error Rate Prediction and Yield Optimization of 3D V-NAND Flash Memory
When designing 3D V-NAND technologies with a gate induced drain leakage (GIDL) assisted erase scheme, many experiments must be conducted to determine the optimal GIDL design targets to achieve fast erase performance and secure yield characteristics. However, only a limited amount of data can be used...
Main Authors: | Yohan Kim, Soyoung Kim |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2023-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10233846/ |
Similar Items
-
Self-Adaption of the GIDL Erase Promotes Stacking More Layers in 3D NAND Flash
by: Tao Yang, et al.
Published: (2023-03-01) -
A Novel Channel Preparation Scheme to Optimize Program Disturbance in Three-Dimensional NAND Flash Memory
by: Kaikai You, et al.
Published: (2024-01-01) -
Design Flash Memory Programmer Device
by: Dhuha Abdullah, et al.
Published: (2006-07-01) -
A Review of Cell Operation Algorithm for 3D NAND Flash Memory
by: Jong Kyung Park, et al.
Published: (2022-10-01) -
FPGA Implementation of SSRS Codes for NAND Flash Memory Device
by: G. Achala, et al.
Published: (2024-01-01)