DIRECT TUNNELLING AND MOSFET BORDER TRAPS
The border traps, in particular slow border traps, are being investigated in metal-oxide-semiconductor structures, utilizing n-channel MOSFET as a test sample. The industrial process technology of test samples manufacturing is described. The automated experimental setup is discussed, the implementat...
Main Author: | Vladimir Drach |
---|---|
Format: | Article |
Language: | English |
Published: |
Science and Innovation Center Publishing House
2015-09-01
|
Series: | International Journal of Advanced Studies |
Subjects: | |
Online Access: | http://journal-s.org/index.php/ijas/article/view/8532 |
Similar Items
-
2-D Design of Double Gate Schottky Tunnel MOSFET for High-Performance Use in Analog/RF Applications
by: Shazia Rashid, et al.
Published: (2021-01-01) -
Trap-Assisted Tunneling in the Schottky Barrier
by: J. Racko, et al.
Published: (2013-04-01) -
Heterogeneous CMOS Integration of InGaAs-OI nMOSFETs and Ge pMOSFETs Based on Dual-Gate Oxide Technique
by: Xiaoyu Tang, et al.
Published: (2022-10-01) -
High Current Output Hydrogenated Diamond Triple-Gate MOSFETs
by: Jiangwei Liu, et al.
Published: (2019-01-01) -
A Method for Determining Trap Distributions of Specific Channel Surfaces in InGaAs Tri-Gate MOSFETs
by: Seiko Netsu, et al.
Published: (2018-01-01)