Low-power design for full adder circuits(低功耗全加器的电路设计)
在对现有全加器电路研究分析的基础上,提出了基于传输管逻辑的低功耗全加器.所建议的电路采用对称结构平衡电路延迟,削减了毛刺,降低了功耗.采用TSMC 0.24 µm CMOS工艺器件参数情况下,对所设计的低功耗全加器进行PSPICE模拟.模拟结果表明,在3.3 V和1.8 V电源电压下,与已发表的全加器相比,所建议的全加器电路功耗改进可分别高达58.3%和60.8%....
Main Authors: | ZHANGAi-hua(张爱华), XIAYin-shui(夏银水) |
---|---|
Format: | Article |
Language: | zho |
Published: |
Zhejiang University Press
2008-09-01
|
Series: | Zhejiang Daxue xuebao. Lixue ban |
Subjects: | |
Online Access: | https://doi.org/10.3785/j.issn.1008-9497.2008.05.013 |
Similar Items
-
Low power XOR gate design(低功耗异或门的设计)
by: ZHANGAi-hua(张爱华), et al.
Published: (2008-07-01) -
Design of low-power LNA for intelligent water meters(适于智能水表的低功耗低噪声放大器设计)
by: PANLiang-liang(潘亮亮), et al.
Published: (2013-09-01) -
The design of three-input high-performance AND/XOR complex-gate circuit(三输入高性能AND/XOR复合门电路设计)
by: HUANGChunlei(黄春蕾), et al.
Published: (2015-05-01) -
Power estimation techniques for Reed-Muller logic circuits(Reed-Muller逻辑电路的功耗估算技术)
by: YEXi-en(叶锡恩), et al.
Published: (2008-09-01) -
Power-aware mapping based-on genetic algorithm for Network-on-Chip(基于遗传算法的片上网络低功耗映射)
by: DONGWen-xiao(董文箫), et al.
Published: (2010-11-01)