The Effects of Comparator Dynamic Capacitor Mismatch in SAR ADC and Correction
This paper proposes a method of correcting the nonlinear parasitic capacitor of the input pair of comparator in successive approximations analog-to-digital converters (SAR ADCs). The correction method is proposed for the conventional binary-weighted capacitor array topology used in most of high reso...
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2018-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/8268117/ |