New High-Speed Arithmetic Circuits Based on Spiking Neural P Systems with Communication on Request Implemented in a Low-Area FPGA

類似資料

• Fixed-Point Arithmetic in FPGA
  著者:: M. Bečvář, 等
  出版事項: (2005-01-01)
• A Real-Time FPGA-Based Metaheuristic Processor to Efficiently Simulate a New Variant of the PSO Algorithm
  著者:: Esteban Anides, 等
  出版事項: (2023-03-01)
• On-FPGA Spiking Neural Networks for End-to-End Neural Decoding
  著者:: Gianluca Leone, 等
  出版事項: (2023-01-01)
• A biologically inspired spiking neural P system in selective visual attention for efficient feature extraction from human motion
  著者:: Esteban Anides, 等
  出版事項: (2022-09-01)
• Memory Efficient High Speed Systolic Array Architecture Design with Multiplexed Distributed Arithmetic for 2D DTCWT Computation on FPGA
  著者:: Poornima B., 等
  出版事項: (2019-12-01)