Design of texture cache for embedded mobile graphics processing unit

In order to improve the unified shading processor efficiency of the mobile graphics processor and reduce the number of accesses between it and the off-chip memory, this paper presents a four-port texture cache architecture. This architecture uses texture mapping based on Mipamp algorithm and the sto...

Full description

Bibliographic Details
Main Authors: Han Mengqiao, Jiang Lin, Yang Bowen, Shan Rui, Geng Yurong
Format: Article
Language:zho
Published: National Computer System Engineering Research Institute of China 2019-05-01
Series:Dianzi Jishu Yingyong
Subjects:
Online Access:http://www.chinaaet.com/article/3000101207
Description
Summary:In order to improve the unified shading processor efficiency of the mobile graphics processor and reduce the number of accesses between it and the off-chip memory, this paper presents a four-port texture cache architecture. This architecture uses texture mapping based on Mipamp algorithm and the storage mode of different single-port cache is selected based on Level of Detail(LOD), which improves the hit rate of texture cache.In addition, in order to improve data throughput, four ports supporting 4 parallel reading are designed. FIFO buffer is designed for prefetching memory data and reducing memory latency. Using SV to build an experimental platform to test texture images,the results show that the average hit rate is about 92.5%, and the rate of data throughput is nearly 4 times that of the single port cache.
ISSN:0258-7998