A Minimum Leakage Quasi-Static RAM Bitcell
As SRAMs continue to grow and comprise larger percentages of the area and power consumption in advanced systems, the need to minimize static currents becomes essential. This brief presents a novel 9T Quasi-Static RAM Bitcell that provides aggressive leakage reduction and high write margins. The quas...
Main Authors: | Adam Teman, Lidor Pergament, Omer Cohen, Alexander Fish |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2011-05-01
|
Series: | Journal of Low Power Electronics and Applications |
Subjects: | |
Online Access: | http://www.mdpi.com/2079-9268/1/1/204/ |
Similar Items
-
A Novel Approach to Design SRAM Cells for Low Leakage and Improved Stability
by: Tripti Tripathi, et al.
Published: (2018-10-01) -
Design and Optimization of 4-BIT Static RAM and 4-BIT Dynamic RAM for Compact and Portable Devices
by: Nuaomi Jusat, et al.
Published: (2021-07-01) -
A Novel 8T Cell-Based Subthreshold Static RAM for Ultra-Low Power Platform Applications
by: Taehoon Kim, et al.
Published: (2020-06-01) -
S²RAM: Optimization of SRAM With Memory Access Patterns
by: Woong Choi
Published: (2024-01-01) -
Performance Analysis Of SRAM and Dram in Low Power Application
by: Yuvaraj S., et al.
Published: (2023-01-01)