Parallel Multithread Analysis of Extremely Large Simulation Traces
With the explosion in the size of off-the-shelf integrated circuits and the advent of novel techniques related to failure modes, commercial Automatic Test Pattern Generator and fault simulation engines are often insufficient to measure the coverage of particular metrics. Consequently, a general work...
Main Authors: | D. Appello, Paolo Bernardi, Andrea Calabrese, G. Pollaccia, Stefano Quer, V. Tancorre, R. Ugioli |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9780411/ |
Similar Items
-
A Toolchain to Quantify Burn-In Stress Effectiveness on Large Automotive System-on-Chips
by: Francesco Angione, et al.
Published: (2023-01-01) -
Built-In Self-Test Architecture Enabling Diagnosis for Massive Embedded Memory Banks in Large SoCs
by: Paolo Bernardi, et al.
Published: (2024-01-01) -
Design of a 4 DOF parallel robot arm and the firmware implementation on embedded system to transplant pot seedlings
by: Rahul K., et al.
Published: (2020-01-01) -
An Experimental Evaluation of Graph Coloring Heuristics on Multi- and Many-Core Architectures
by: Alessandro Borione, et al.
Published: (2023-01-01) -
A Comparative Study of Multithreaded Applications Performance in Different Scenarios
by: SÁ, A. G. C., et al.
Published: (2012-06-01)