Design of Current Mode MTCMOS Sense Amplifier with Low Power and High Speed

Design of Current Mode MTCMOS Sense Amplifier with Low Power and High Speed

Show other versions (1)

This paper involved the design and analysis of multi-threshold voltage CMOS (MTCMOS) current sense amplifier focusing on optimizing power and time delay. In this work the basic 6T SRAM structure was chosen and the simulation is implemented using ADS programs. The key to low power operation in the SR...

Full description

Bibliographic Details
Main Authors:	Luqman Sufer Ali, Asmaa Salim Mayoof
Format:	Article
Language:	English
Published:	Tikrit University 2016-05-01
Series:	Tikrit Journal of Engineering Sciences
Subjects:	6T SRAM cell MTCMOS technology Low power High speed
Online Access:	https://tj-es.com/ojs/index.php/tjes/article/view/291

Similar Items

Design of Current Mode MTCMOS Sense Amplifier with Low Power and High Speed
by: Luqman Sufer Ali, et al.
Published: (2016-10-01)

Design of Current Mode MTCMOS Sense Amplifier with Low Power and High Speed
by: Luqman S. Ali, et al.
Published: (2016-06-01)

Simulation of Low-Power Shift Registers Using the MTCMOS Method with a Wide Selection of Transistors
by: Puvanaah Manokaran, et al.
Published: (2022-07-01)

A Novel Approach to Design SRAM Cells for Low Leakage and Improved Stability
by: Tripti Tripathi, et al.
Published: (2018-10-01)

Novel Low Power Cross-Coupled FET-Based Sense Amplifier Design for High-Speed SRAM Circuits
by: G. Lakshmi Priya, et al.
Published: (2023-02-01)

A Comparative Study of Single- and Dual-Threshold Voltage SRAM Cells
by: Pragya Kushwaha, et al.
Published: (2023-06-01)

IMPROVED SPEED LOW POWER AND LOW VOLTAGE SRAM DESIGN FOR LDPC APPLICATION CIRCUITS
by: ROSALIND DEENA KUMARI SELVAM, et al.
Published: (2018-03-01)

Area-efficient and low stand-by power 1k-byte transmission-gate-based non-imprinting high-speed erase (TNIHE) SRAM
by: Ho, Weng-Geng, et al.
Published: (2016)

Multi-Threshold NULL Convention Logic (MTNCL): An Ultra-Low Power Asynchronous Circuit Design Methodology
by: Liang Zhou, et al.
Published: (2015-05-01)

A Digital Auto-Zeroing Circuit to Reduce Offset in Sub-Threshold Sense Amplifiers
by: Benton H. Calhoun, et al.
Published: (2013-05-01)

0.2 V 8T SRAM With PVT-Aware Bitline Sensing and Column-Based Data Randomization
by: Do, Anh Tuan, et al.
Published: (2016)

DESIGN OF LOW POWER 8T SRAM WITH SCHMITT TRIGGER LOGIC
by: A. KISHORE KUMAR, et al.
Published: (2014-12-01)

DAM SRAM CORE: An Efficient High-Speed and Low-Power CIM SRAM CORE Design for Feature Extraction Convolutional Layers in Binary Neural Networks
by: Ruiyong Zhao, et al.
Published: (2024-04-01)

Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM V<sub>MIN</sub>
by: James Boley, et al.
Published: (2012-04-01)

TRIO-TCAM: An Area and Energy-Efficient Triple-State-in-Cell Ternary Content-Addressable Memory Architecture
by: Thanh-Dat Nguyen, et al.
Published: (2024-01-01)

Ultra-low voltage SRAM for IoT applications
by: Cai, Yanru
Published: (2024)

A Hybrid SRAM/RRAM In-Memory Computing Architecture Based on a Reconfigurable SRAM Sense Amplifier
by: Seyed Hassan Hadi Nemati, et al.
Published: (2023-01-01)

Performance Analysis Of SRAM and Dram in Low Power Application
by: Yuvaraj S., et al.
Published: (2023-01-01)

Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
by: Chen, Junchao, et al.
Published: (2016)

A Novel Low Power Bitcell Design Featuring Inherent SEU Prevention and Self Correction Capabilities
by: Oron Chertkow, et al.
Published: (2015-06-01)

Mechanism and Equivalence of Single Event Effects Induced by 14 MeV Neutrons in High-Speed QDR SRAM
by: Shaohua Yang, et al.
Published: (2022-09-01)

Hybrid Silicon Substrate FinFET-Metal Insulator Metal (MIM) Memristor Based Sense Amplifier Design for the Non-Volatile SRAM Cell
by: G. Lakshmi Priya, et al.
Published: (2023-01-01)

(Be)sramna kultura
by: Gordan Črpić, et al.
Published: (2016-01-01)

Towards Efficient Memory Architectures: Low-Power Noise-Immune RRAM
by: Nermine M. Edward, et al.
Published: (2024-12-01)

Single ended 12T cntfet sram cell with high stability for low power smart device applications
by: S. Jayanthi, et al.
Published: (2024-03-01)

Low Power Neural Network by Reducing SRAM Operating Voltage
by: Keisuke Kozu, et al.
Published: (2022-01-01)

Reliability-Tolerant Design for Ultra-Thin-Body GeOI 6T SRAM Cell and Sense Amplifier
by: Vita Pi-Ho Hu
Published: (2017-01-01)

An efficient common source sense amplifier for single ended SRAM
by: Jebamalar Leavline, et al.
Published: (2023-10-01)

Analysis of read speed latency in 6T-SRAM cell using multi-layered graphene nanoribbon and cu based nano-interconnects for high performance memory circuit design
by: Sandip Bhattacharya, et al.
Published: (2023-10-01)

A Power-Gated 8-Transistor Physically Unclonable Function Accelerates Evaluation Speeds
by: Yujin Zheng, et al.
Published: (2023-09-01)

A novel 8T SRAM cell using PFC and PPC VS-CNTFET transistor
by: Vipin Kumar Sharma, et al.
Published: (2025-01-01)

S²RAM: Optimization of SRAM With Memory Access Patterns
by: Woong Choi
Published: (2024-01-01)

An Embedded Level-Shifting Dual-Rail SRAM for High-Speed and Low-Power Cache
by: Tae Hyun Kim, et al.
Published: (2020-01-01)

22 nm SRAM Design for Ultra-Low Power (ULP) Applications
by: DIARY R. Sulaiman
Published: (2021-05-01)

Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells
by: Sebastiano Strangio, et al.
Published: (2015-01-01)

On the Critical Role of Ferroelectric Thickness for Negative Capacitance Device-Circuit Interaction
by: Om Prakash, et al.
Published: (2021-01-01)

Analysis and Optimization of Defect Generation Due to Mechanical Stress in High-Density SRAM
by: Kazunari Ishimaru, et al.
Published: (2021-01-01)

Design and performance evaluation of a low-power data-line SRAM sense amplifier
by: Fu, Haitao, et al.
Published: (2010)

Design of improved write and read performance 12T sram cell with leakage power control technique
by: M. Srinu, et al.
Published: (2024-06-01)

Carbon Nanotube Based Variation Tolerant Low Power Cache Memory for 5G Networks
by: Kavitha Manickam, et al.
Published: (2024-06-01)