Power‐jitter trade‐off analysis in digital‐to‐time converters
Digital‐to‐time converters are one of the main building blocks in time‐domain signal processing. The jitter‐power product is analysed and shown to scale up linearly as the full‐scale delay range in current‐mode logic implementations, and quadratically in CMOS logic. It is also shown that CMOS conver...
| Autors principals: | , , , |
|---|---|
| Format: | Article |
| Idioma: | English |
| Publicat: |
Wiley
2017-03-01
|
| Col·lecció: | Electronics Letters |
| Matèries: | |
| Accés en línia: | https://doi.org/10.1049/el.2016.4577 |