Charge trapping analysis in sputtered BixSe1-x based accumulation-mode FETs. II. Gate capacitance characteristics

Charge trapping analysis in sputtered BixSe1-x based accumulation-mode FETs. II. Gate capacitance characteristics

In this study, we extend the analyses done on sputtered BixSe1-x based accumulation mode FETs. Previously, we studied the basic electrical and leakage properties of these FET devices. We extend our analyses to obtain key parameters of the BixSe1-x (x = 0.44) film at various gate voltages. We start b...

書誌詳細
主要な著者:	Protyush Sahu, Jun-Yang Chen, Jian-Ping Wang
フォーマット:	論文
言語:	English
出版事項:	AIP Publishing LLC 2021-01-01
シリーズ:	AIP Advances
オンライン･アクセス:	http://dx.doi.org/10.1063/9.0000027

類似資料

Charge trapping analysis in sputtered BixSe1-x based accumulation-mode FETs
著者:: Protyush Sahu, 等
出版事項: (2020-01-01)

Effects of Gate Stack Composition and Thickness in 2-D Negative Capacitance FETs
著者:: Yuh-Chen Lin, 等
出版事項: (2019-01-01)

Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect
著者:: Amin Rassekh, 等
出版事項: (2020-01-01)

Modeling the Double Layer Capacitance Effect in Electrolyte Gated FETs with Gel and Aqueous Electrolytes
著者:: Roslyn S. Massey, 等
出版事項: (2021-12-01)

Lumped-Capacitive Modeling and Sensing Characteristics of an Electrolyte-Gated FET Biosensor for the Detection of the Peanut Allergen
著者:: Donghoon Kim, 等
出版事項: (2021-01-01)

Synthesis and study the optical properties of Ge20 Bix Se80-x thin films
著者:: Waleed Bdaiwi Saleh
出版事項: (2019-02-01)

Tribological properties of BixTiyOz films grown via RF sputtering on 316L steel substrates
著者:: Johanna Parra, 等
出版事項: (2015-01-01)

Numerical Investigations of Nanowire Gate-All-Around Negative Capacitance GaAs/InN Tunnel FET
著者:: Abdullah Al Mamun Mazumder, 等
出版事項: (2022-01-01)

Observation of high nonlinearity in Bi doped BixIn35-xSe65 thin films with annealing
著者:: P. Priyadarshini, 等
出版事項: (2021-11-01)

Sensitivity Analysis of Biosensor-Based SiGe Source Dual Gate Tunnel FET Having Negative Capacitance
著者:: Dipshika Das, 等
出版事項: (2025-01-01)

Implementation of Gate-All-Around Gate-Engineered Charge Plasma Nanowire FET-Based Common Source Amplifier
著者:: Sarabdeep Singh, 等
出版事項: (2023-06-01)

Investigation of Channel Doping Concentration and Reverse Boron Penetration on P-Type Pi-Gate Poly-Si Junctionless Accumulation Mode FETs
著者:: Dong-Ru Hsieh, 等
出版事項: (2018-01-01)

On the security of the blockchain BIX protocol and certificates
著者:: Longo, R, 等
出版事項: (2017)

Valence Band Structure of InAs1-xBix and InSb1-xBix Alloy Semiconductors Calculated Using Valence Band Anticrossing Model
著者:: D. P. Samajdar, 等
出版事項: (2014-01-01)

Quantum capacitance in scaled down III-V FETs
著者:: Jin, Donghyun, 等
出版事項: (2010)

Quantum capacitance in scaled down III-V FETs
著者:: Jin, Donghyun
出版事項: (2010)

BixTey thermoelectric thin films sputtered at room temperature onto moving polymer web: effect of gas pressure on materials properties
著者:: Tao, X, 等
出版事項: (2020)

Author Correction: Observation of high nonlinearity in Bi doped BixIn35-xSe65 thin films with annealing
著者:: P. Priyadarshini, 等
出版事項: (2024-04-01)

Comprehensive Analysis of Gate-Induced Drain Leakage in Emerging FET Architectures: Nanotube FETs Versus Nanowire FETs
著者:: Shubham Sahay, 等
出版事項: (2017-01-01)

Hf-Based and Zr-Based Charge Trapping Layer Engineering for E-Mode GaN MIS-HEMT Using Ferroelectric Charge Trap Gate Stack
著者:: Jui-Sheng Wu, 等
出版事項: (2022-01-01)

Trapped modes near Venice storm gates
著者:: Liao, Ching-Yi (Ching-Yi Roxy), 1975-
出版事項: (2013)

Thermal annealing induced structural, optical and electrical properties change in As40Se60-xBix chalcogenide thin films
著者:: Mukta Behera, 等
出版事項: (2019-09-01)

Electronic Structure and Optical Properties of GaAs1-xBix Alloy
著者:: Xindong You, 等
出版事項: (2014-01-01)

FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability
著者:: Daniel Nagy, 等
出版事項: (2018-01-01)

Is negative capacitance FET a steep-slope logic switch?
著者:: Wei Cao, 等
出版事項: (2020-01-01)

EFFECT OF FERRO ELECTRIC THICKNESS ON NEGATIVE CAPACITANCE FET (NCFET)
著者:: Muhaimin Bin Mohd Hashim, 等
出版事項: (2020-01-01)

Steep switching in trimmed-gate tunnel FET
著者:: Hidehiro Asai, 等
出版事項: (2018-09-01)

Spin pumping and large field-like torque at room temperature in sputtered amorphous WTe2−x films
著者:: Yihong Fan, 等
出版事項: (2020-04-01)

Analysis of capacitance and charge accumulation for an electric double layer on porous electrode
著者:: Yoshihiro Shimazu
出版事項: (2023-03-01)

Current–voltage and capacitance-voltage characteristics of Se/Si heterojunction prepared by DC planar magnetron sputtering technique
著者:: Kadhim A. Al-Hamdani
出版事項: (2010-12-01)

Comparison of Temperature Dependent Carrier Transport in FinFET and Gate-All-Around Nanowire FET
著者:: Soohyun Kim, 等
出版事項: (2020-04-01)

Characteristics of a Novel FinFET with Multi-Enhanced Operation Gates (MEOG FinFET)
著者:: Haoji Wan, 等
出版事項: (2022-11-01)

Activity and diffusivity of oxygen in the liquid dilute BixSb1-x solutions
著者:: Jendrzejczyk-Handzlik D., 等
出版事項: (2018-01-01)

Remote Phonon Scattering in Two-Dimensional InSe FETs with High-<i>κ</i> Gate Stack
著者:: Pengying Chang, 等
出版事項: (2018-12-01)

Comparative Study of Charge Trapping Type SOI-FinFET Flash Memories with Different Blocking Layer Materials
著者:: Yongxun Liu, 等
出版事項: (2014-06-01)

Gate-all-around silicon nanowire FET modeling
著者:: Chen, Xiangchen
出版事項: (2014)

Gating Hysteresis as an Indicator for Silicon Nanowire FET Biosensors
著者:: Bergoi Ibarlucea, 等
出版事項: (2018-06-01)

The Dual Effects of Gate Dielectric Constant in Tunnel FETs
著者:: Hao Wang, 等
出版事項: (2016-01-01)

Embedded gate CVD MoS2 microwave FETs
著者:: Atresh Sanne, 等
出版事項: (2017-08-01)

Erratum to: Activity and diffusivity of oxygen in the liquid dilute BixSb1-x solutions
著者:: Editorial
出版事項: (2021-01-01)