2.5 Gbps clock data recovery using 1/4th-rate quadricorrelator frequency detector and skew-calibrated multi-phase clock generator
A Gb/s clock and data recovery (CDR) circuit using 1/4th-rate digital quadricorrelator frequency detector and skew-calibrated multi-phase voltage-controlled oscillator is presented. With 1/4th-rate clock architecture, the coil-free oscillator can have lower operation frequency providing sufficient l...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | deu |
| Published: |
Copernicus Publications
2006-01-01
|
| Series: | Advances in Radio Science |
| Online Access: | http://www.adv-radio-sci.net/4/287/2006/ars-4-287-2006.pdf |