On the Positional Single Error Correction and Double Error Detection in Racetrack Memories

In the era of non-volatile memories, the racetrack memory is a promising technology to pack hundreds of bits in a magnetic nanowire. A solid-state read head is grown alongside the nanowire to sense individual bits which are pushed across the head by a shifting force. However, the probabilistic natur...

Full description

Bibliographic Details
Main Authors: Awais Saeed, Ubaid U. Fayyaz, Ahsan Tahir, Seokin Hong, Tayyeb Mahmood
Format: Article
Language:English
Published: IEEE 2023-01-01
Series:IEEE Access
Subjects:
Online Access:https://ieeexplore.ieee.org/document/10050207/