Longest Path Selection Based on Path Identifiers
A small delay defect adds a small extra delay to the propagation time of a signal through a gate or line. Small delay defects can occur during fabrication or during the lifetime of a chip. When a path with small delay defects has a delay that exceeds its permissible value based on the clock period,...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10412039/ |