A low‐offset low‐power and high‐speed dynamic latch comparator with a preamplifier‐enhanced stage

A low‐offset low‐power and high‐speed dynamic latch comparator with a preamplifier‐enhanced stage

Abstract The preamplifier module is a crucial element while designing dynamic latch comparators. The traditional double tail comparator utilizes a differential pair as the preamplifier stage. The circuit is generally suffered from high power dissipation and low comparison speed. This research report...

Olles dieđut

Bibliográfalaš dieđut
Váldodahkkit: Jérôme K. Folla, Maria L. Crespo, Evariste T. Wembe, Mohammad A. S. Bhuiyan, Andres Cicuttin, Bernard Z. Essimbi, Mamun B. I. Reaz
Materiálatiipa: Artihkal
Giella:English
Almmustuhtton: Wiley 2021-01-01
Ráidu:IET Circuits, Devices and Systems
Fáttát:
clocks
CMOS logic circuits
comparators (circuits)
flip‐flops
high‐speed integrated circuits
integrated circuit layout
Liŋkkat:https://doi.org/10.1049/cds2.12008

Interneahtta

https://doi.org/10.1049/cds2.12008

Geahča maid