A Technical Survey on Delay Defects in Nanoscale Digital VLSI Circuits
As technology scales down, digital VLSI circuits are prone to many manufacturing defects. These defects may result in functional and delay-related circuit failures. The number of test escapes grows when technology is downscaled. Small delay defects (SDDs) and hidden delay defects (HDDs) are of criti...
Main Authors: | Prathiba Muthukrishnan, Sivanantham Sathasivam |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-09-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/12/18/9103 |
Similar Items
-
Optimal Test Clock Frequency Based Test Option Generation for Small Delay Defects
by: Prathiba Muthukrishnan, et al.
Published: (2023-01-01) -
Extracting software static defect models using data mining
by: Ahmed H. Yousef
Published: (2015-03-01) -
Advances in VLSI testing at MultiGb per second rates
by: Topisirović Dragan
Published: (2005-01-01) -
Accumulator based BIST using Approximate Adders
by: KARUNAMURTHY Thilagavathi, et al.
Published: (2019-05-01) -
Application of Three-Repetition Tests Scheme to Improve Integrated Circuits Test Quality to Near-Zero Defect
by: Chung-Huang Yeh, et al.
Published: (2022-05-01)