Improved Monolayer MoS Performance With Two-Step Atomic Layer Deposited High- Dielectrics<sub/><italic/>
Gate dielectric engineering is crucial to enable two-dimensional (2D) transition metal dichalcogenides (TMDs) for logic transistor applications. In this work, we demonstrate a uniform and pinhole-free bilayer high-κ fabricated on monolayer (1L) molybdenum disulfide (MoS2) through thermal...
Main Authors: | Bo-Jhih Chou, Yu-Cheng Chang, Wen-Hao Chang, Chao-Hsin Chen |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9955311/ |
Similar Items
-
A Physical Model for the Hysteresis in MoS<sub>2</sub> Transistors
by: Theresia Knobloch, et al.
Published: (2018-01-01) -
Dielectric Engineering With the Environment Material in 2-D Semiconductor Devices
by: Hao Wang, et al.
Published: (2018-01-01) -
The Impact of Width Downscaling on the High-Frequency Characteristics of InGaAs Nanowire FETs
by: P. Huang, et al.
Published: (2022-01-01) -
MoS2 surface structure tailoring via carbonaceous promoter
by: Shi, Yumeng, et al.
Published: (2015) -
Change in dielectric relaxation with the presence of water in highly filled composites
by: Enis Tuncer
Published: (2017-10-01)