Endurance of 2 Mbit Based BEOL Integrated ReRAM
In this work, we experimentally characterize the endurance of 2 Mbit resistive switching random access memories (ReRAMs) from a 16 MBit test-chip. Here, very rare failure events where the memory cells become stuck in the low-resistive state (LRS) are observed. As this failure mechanism is the limiti...
Main Authors: | Nils Kopperberg, Stefan Wiefels, Karl Hofmann, Jan Otterstedt, Dirk J. Wouters, Rainer Waser, Stephan Menzel |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9956837/ |
Similar Items
-
Digital ReRAM-based compute-in-memory design
by: Xu, Jiawei
Published: (2024) -
Experimental Analysis of Oxide-Based RAM Analog Synaptic Behavior
by: Hassan Aziza, et al.
Published: (2022-12-01) -
Crossbar-constrained technology mapping for ReRAM based in-memory computing
by: Bhattacharjee, Debjyoti, et al.
Published: (2021) -
Effective Current-Driven Memory Operations for Low-Power ReRAM Applications
by: Albert Cirera, et al.
Published: (2023-01-01) -
Multi-Level Control of Resistive RAM (RRAM) Using a Write Termination to Achieve 4 Bits/Cell in High Resistance State
by: Hassan Aziza, et al.
Published: (2021-09-01)