Improving Hardware in LUT-Based Mealy FSMs
The main contribution of this paper is a novel design method reducing the number of look-up table (LUT) elements in the circuits of three-block Mealy finite-state machines (FSMs). The proposed method is based on using codes of collections of outputs (COs) for representing both FSM state variables an...
Main Authors: | Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-08-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/12/16/8065 |
Similar Items
-
Reducing LUT Count for FPGA-Based Mealy FSMs
by: Alexander Barkalov, et al.
Published: (2020-07-01) -
Improving the Characteristics of Multi-Level LUT-Based Mealy FSMs
by: Alexander Barkalov, et al.
Published: (2020-11-01) -
Reducing Hardware in LUT-Based Mealy FSMs with Encoded Collections of Outputs
by: Alexander Barkalov, et al.
Published: (2022-10-01) -
Improving Characteristics of LUT-Based Three-Block Mealy FSMs’ Circuits
by: Alexander Barkalov, et al.
Published: (2022-03-01) -
Improving the LUT Count for Mealy FSMS with Transformation of Output Collections
by: Barkalov Alexander, et al.
Published: (2022-09-01)