A modified MixColumn-InversMixColumn in AES algorithm suitable for hardware implementation using FPGA device

A modified MixColumn-InversMixColumn in AES algorithm suitable for hardware implementation using FPGA device

This article described the Advanced Encryption Standard (AES) encryption and decryption process without using lookup tables in the MixColumns transformation and parallelizing the transformation process implemented in the Field Programmable Gate Array (FPGA) hardware. Parallelism of the hardware proc...

Full description

Bibliographic Details
Main Authors: Ragiel Hadi Prayitno, Latifah, Sunny Arief Sudiro, Sarifuddin Madenda, Suryadi Harmanto
Format: Article
Language:English
Published: Komunitas Ilmuwan dan Profesional Muslim Indonesia 2023-12-01
Series:Communications in Science and Technology
Subjects:
aes
fpga
mixcolumns
inversemixccolumns
hardware implementation
Online Access:https://cst.kipmi.or.id/journal/article/view/1257

Internet

https://cst.kipmi.or.id/journal/article/view/1257

Similar Items